UCIe 3.0 brings PCIe 8.0 to chiplet systems
PCIe 8.0, the speedy data protocol, can now move data directly between chiplets inside a package using UCIe 3.0. This means systems built from modular chiplets—rather than one giant chip—can talk fast and reliably without messy workarounds. It's especially relevant for advanced AI and high-performance computing designs, where every millisecond and watt counts.
- UCIe 3.0 standardizes die-to-die PCIe 8.0 traffic
- Supports high bandwidth in chiplet-based packages
- Improves scalability for AI and high-performance systems
- Reduces the need for custom interconnect solutions
Sources covering this
More in Chips
Nuvacore unveils ISA-agnostic CPU design strategy
Nuvacore, a CPU startup led by veterans from Apple and Qualcomm, is developing a new chip called WarpCore using a rare “core first”…
DeepSeek and Huawei build programming tools for Ascend chips
Chinese AI firm DeepSeek is teaming up with Huawei to create programming tools for Huawei's Ascend chips, aiming to cut dependence on…
Intel Nova Lake CPUs clear USB and PCIe compliance
Intel has passed key USB and PCIe compliance tests for its upcoming Core Ultra 400-series "Nova Lake" CPUs and 900-series chipsets.
Intel patents MicroLEDs embedded in chip packaging
Intel just snagged a US patent for putting MicroLEDs directly inside chip packaging, attaching them to chips embedded in a glass…