Researchers propose programmable memory controller for DRAM
Researchers from ETH Zürich, CISPA, and NYU have introduced Terracotta, a system that lets designers deploy new DRAM techniques without overhauling existing memory controllers or interfaces. Their framework uses programmable controllers and custom command extensions, making it easier to adopt upgrades for DRAM’s speed, reliability, or in-memory tasks. This approach addresses the long-standing issue of constant low-level hardware modification for each new feature.
- Terracotta enables post-production DRAM technique upgrades
- Programmable controller cuts need for hardware changes
- Supports in-memory computation and improved reliability
- Developed by teams at ETH Zürich, CISPA, and NYU
Sources covering this
More in Chips
AMD CEO promises big chip supply boost in 2027
AMD says it will significantly ramp up chip production in 2027 to tackle soaring demand, especially from companies seeking processors…
Georgia Tech team develops smaller, more robust photonic bends
Georgia Tech researchers have demonstrated a new way to create very compact optical waveguide bends—down to a 2.3-micron radius—while…
Korean team demos 3D memristor-TFT stack for neuromorphic chips
Researchers from Seoul National and Yonsei universities built a new 3D chip that stacks memristors—tiny electrical components that can…
Huawei's LogicFolding chip tech faces heat dissipation doubts
Huawei says its new LogicFolding chip tech, found in the Kirin 9050 Pro, can cut clock buffer usage by half, potentially lowering power…